

Clean Version of Pending Claims

- Sub C17  
B
1. (Amended twice) A method of forming a semiconductor device comprising:  
forming a first patterned conductive layer on a dielectric material on a substrate;  
forming a first barrier layer on the surface of the first patterned conductive layer;  
forming a second barrier layer on the surface of the first barrier layer;  
forming a dielectric layer on the surface of the second barrier layer; and  
forming one of a via and a trench through a first portion of the dielectric layer and  
through a first portion of one of the first and second barrier layers;  
wherein the via is filled with a sacrificial light absorbing material.
2. (Cancelled)
3. (Amended once) The method of claim 1 further comprising forming the trench through a second portion of the dielectric layer if the via is formed through the first portion of the dielectric layer.
- B
4. (Amended once) The method of claim 1, wherein the sacrificial light absorbing material comprises at least one of a dyed spin-on polymer and a dyed spin-on glass with dry etch properties similar to the dielectric layer.
5. (Amended once) The method of claim 1 further comprising forming the via through a second portion of the dielectric layer if the trench is formed through the first portion of the dielectric layer.

- B2  
limit
6. (Amended once) The method of claim 1 further comprising forming said one of the via and the trench through the second barrier layer followed by forming said one of the via and the trench through the first barrier layer.
  7. (Amended once) The method of claim 6 wherein said one of the via and the trench is formed through the first and the second barrier layer with a single etch pass.
  8. The method of claim 1 wherein the first barrier layer comprises less than 20 nanometers of silicon nitride.
  9. The method of claim 8 wherein the first barrier layer comprises between 1 nanometer and 7 nanometer of silicon nitride.
  10. The method of claim 1 wherein the second barrier layer comprises less than 200 nanometers of silicon carbide.
  11. The method of claim 8 wherein the silicon nitride is deposited using any one of a plasma enhanced chemical vapor deposition process, a chemical vapor deposition process and an atomic layer deposition process.
  12. The method of claim 10 wherein the silicon carbide is deposited using any one of a plasma enhanced chemical vapor deposition process, a chemical vapor deposition process and an atomic layer deposition process.

13. (Amended twice) A method of forming a semiconductor device comprising:

forming a first patterned conductive layer on a dielectric material on a substrate;

forming a first barrier layer comprising silicon nitride on the surface of the first patterned conductive layer;

forming a second barrier layer comprising silicon carbide on the surface of the first barrier layer;

forming a dielectric layer on the surface of the second barrier layer; and

forming, through a first portion of the dielectric layer, either of a via and a trench filled with a sacrificial light absorbing material;

14. (Cancelled)

15. (Amended once) The method of claim 13 further comprising forming the trench through a second portion of the dielectric layer if the via is formed through the first portion of the dielectric layer.

16. (Amended once) The method of claim 13, wherein the sacrificial light absorbing material comprises at least one of a dyed spin-on polymer and a dyed spin-on glass with dry etch properties similar to the dielectric layer.

17. (Amended once) The method of claim 13 further comprising forming the via through a second portion of the dielectric layer if the trench is formed through the first portion of the dielectric layer.

18. The method of claim 13 wherein said either of the via and the trench is formed through the first and the second barrier layer with a single etch pass.
19. (Amended once) The method of claim 13 wherein the first barrier layer comprises between 1 nanometer and 7 nanometer of silicon nitride.
20. (Amended once) The method of claim 13 wherein the second barrier layer comprises less than 200 nanometers of silicon carbide.
21. (Amended once) The method of claim 13 wherein at least one of the silicon nitride and the silicon carbide is deposited using any one of a plasma enhanced chemical vapor deposition process, a chemical vapor deposition process and an atomic layer deposition process.
22. (Amended twice) A method of forming a semiconductor device comprising:
- forming a first patterned conductive layer on a dielectric material on a substrate;
  - forming a first barrier layer comprising silicon nitride on the surface of the first patterned conductive layer;
  - forming a second barrier layer on the surface of the first barrier layer;
  - forming a dielectric layer on the surface of the second barrier layer; and
  - forming a via filled with sacrificial light absorbing material through a first portion of the dielectric layer and through a first portion of one of the first and second barrier layers.
23. The method of claim 22 further comprising forming any one of a via, and a trench through a first portion of the dielectric layer.

24. The method of claim 23 further comprising forming a trench through a second portion of the dielectric layer if the via is formed through the first portion of the dielectric layer.

25. (Amended once) The method of claim 24, wherein the sacrificial light absorbing material comprises at least one of a dyed spin-on polymer and a dyed spin-on glass with dry etch properties similar to the dielectric layer.

26. The method of claim 24 further comprising forming a via through a second portion of the dielectric layer if the trench is formed through the first portion of the dielectric layer.

27. The method of claim 24 further comprising forming the via through the second barrier layer followed by forming the via through the first barrier layer.

28. The method of claim 27 wherein the via is formed through the first and the second barrier layer with a single etch pass.

29. The method of claim 22 wherein the first barrier layer comprises between 1 nanometer and 7 nanometer of silicon nitride.

30. The method of claim 22 wherein the second barrier layer comprises less than 200 nanometers of silicon carbide.